

FORM PTO-1390
(REV. 11-2000)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTORNEY'S DOCKET NUMBER

P/61459-PCT

**TRANSMITTAL LETTER TO THE UNITED STATES
DESIGNATED/ELECTED OFFICE (DO/EO/US)
CONCERNING A FILING UNDER 35 U.S.C. 371**

U.S. APPLICATION NO. (If known, see 37 CFR 1.5)

09/831128INTERNATIONAL APPLICATION NO.
PCT/GB99/03642INTERNATIONAL FILING DATE
11/04/1999PRIORITY DATE CLAIMED
11/07/1998TITLE OF INVENTION **A RECEIVER CIRCUIT**APPLICANT(S) FOR DO/EO/US **Ian James FORSTER**

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☒ This is an express request to begin national examination procedures (35 U.S.C. 371 (f)). The submission must include items (5), (6), (9) and (21) indicated below.
4. ☐ The US has been elected by the expiration of 19 months from the priority date (Article 31).
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
 - a. ☐ is attached hereto (required only if not communicated by the International Bureau).
 - b. ☒ has been communicated by the International Bureau.
 - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US).
6. ☐ An English language translation of the International Application as filed (35 U.S.C. 371(c)(2)).
 - a. ☐ is attached hereto.
 - b. ☐ has been previously submitted under 35 U.S.C. 154(d)(4).
7. ☒ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3)).
 - a. ☐ are attached hereto (required only if not communicated by the International Bureau).
 - b. ☒ have been communicated by the International Bureau.
 - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
 - d. ☐ have not been made and will not be made.
8. ☐ An English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☐ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10. ☐ An English language translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).

Items 11 to 20 below concern document(s) or information included:

11. ☐ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☐ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☒ A **FIRST** preliminary amendment.
14. ☐ A **SECOND** or **SUBSEQUENT** preliminary amendment.
15. ☐ A substitute specification.
16. ☐ A change of power of attorney and/or address letter.
17. ☐ A computer-readable form of the sequence listing in accordance with PCT Rule 13ter.2 and 35 U.S.C. 1.821 - 1.825.
18. ☐ A second copy of the published international application under 35 U.S.C. 154(d)(4).
19. ☐ A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4).
20. ☐ Other items or information:

U.S. APPLICATION NO (if known, see 37 CFR 1.51)

09/831128

INTERNATIONAL APPLICATION NO
PCT/GB99/03642ATTORNEY'S DOCKET NUMBER
P/61459-PCT21. ☒ The following fees are submitted:**BASIC NATIONAL FEE (37 CFR 1.492 (a) (1) - (5)) :**Neither international preliminary examination fee (37 CFR 1.482)
nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO
and International Search Report not prepared by the EPO or JPO \$1,000.00International preliminary examination fee (37 CFR 1.482) not paid to
USPTO but International Search Report prepared by the EPO or JPO \$860.00International preliminary examination fee (37 CFR 1.482) not paid to USPTO
but international search fee (37 CFR 1.445(a)(2)) paid to USPTO \$710.00International preliminary examination fee (37 CFR 1.482) paid to USPTO
but all claims did not satisfy provisions of PCT Article 33(1)-(4) \$690.00International preliminary examination fee (37 CFR 1.482) paid to USPTO
and all claims satisfied provisions of PCT Article 33(1)-(4) \$100.00**ENTER APPROPRIATE BASIC FEE AMOUNT =**

\$860.00


Surcharge of **\$130.00** for furnishing the oath or declaration later than ☐ 20 ☐ 30
months from the earliest claimed priority date (37 CFR 1.492 (e)).

\$0.00

CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE	\$	
Total claims	11 - 20 =	0	x \$18.00	\$0.00	
Independent claims	1 - 3 =	0	x \$80.00	\$0.00	
MULTIPLE DEPENDENT CLAIM(S) (if applicable)			+ \$270.00	\$0.00	
TOTAL OF ABOVE CALCULATIONS =				\$860.00	
<input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27. The fees indicated above are reduced by 1/2.				\$0.00	
SUBTOTAL =				\$860.00	
Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(f)).				\$0.00	
TOTAL NATIONAL FEE =				\$860.00	
Fee for recording the enclosed assignment (37 CFR 1.21 (h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property +				\$0.00	
TOTAL FEES ENCLOSED =				\$860.00	
				Amount to be refunded:	\$
				charged:	\$

a. ☒ A check in the amount of **\$860.00** to cover the above fees is enclosed.b. ☐ Please charge my Deposit Account No. _____ in the amount of \$ _____ to cover the above fees.
A duplicate copy of this sheet is enclosed.c. ☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any
overpayment to Deposit Account No. 11-1145. A duplicate copy of this sheet is enclosed.

☒ I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail No.
EL 337 911 224 US in an envelope addressed to: Commissioner of Patents and Trademarks, Washington, D.C. 20231, on:
May 4, 2001
(date)

Alan Israel  Reg. No. 27,564

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137 (a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

SIGNATURE: 


Alan ISRAEL, Esq.
KIRSCHSTEIN, OTTINGER, ISRAEL & SCHIFFMILLER, P.C.
489 Fifth Avenue
New York, New York 10017
212/697-3750

Alan Israel
NAME

27,564
REGISTRATION NUMBER

Docket No.: P/61459.USP/MRCY/pac

PATENTS
IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

I hereby certify that this correspondence is being deposited with the U.S. Postal Service as Express Mail No. EL 337 911 224 US in an envelope addressed to: Box: PCT, Commissioner of Patents and Trademarks, Washington, D.C., 20231; on: May 4, 2001
(date) 
Alan Israel
Reg. No. 27,564

International Application No.: PCT/GB99/03642
International Filing Date : November 4, 1999
In re: Application of : Ian James FORSTER
Deposited : May 4, 2001
For : A RECEIVER CIRCUIT

New York, New York
May 4, 2001

PRELIMINARY AMENDMENT

BOX: PCT
Commissioner of Patents and Trademarks
Washington, D.C. 20231

Sir:

Prior to calculation of the filing fee and before examination, kindly amend the above captioned application as follows:

IN THE CLAIMS:

Please cancel claims 1-11, without prejudice.

Please add the new set of claims set forth on the enclosed pages.

IN THE ABSTRACT:

Delete the "Abstract" on the PCT cover sheet and replace it with the "Abstract of the Disclosure" set forth on a separate sheet attached hereto.


REMARKS

An abstract has been provided on a separate sheet; and the claims have been amended to conform to U.S. practice.

Wherefore, an early action on the merits is earnestly solicited.

Respectfully submitted,

KIRSCHSTEIN, OTTINGER, ISRAEL & SCHIFFMILLER, P.C.
Attorneys for Applicant(s)
489 Fifth Avenue
New York, New York 10017-6105
Tel: (212) 697-3750
Fax: (212) 949-1690



Alan Israel
Registration No. 27,564

ABSTRACT OF THE DISCLOSURE

A detector receiver circuit for use as a wake-up detector for detecting an amplitude modulated carrier signal includes an antenna for receiving the modulated carrier signal; and a transistor, such as an FET, which is connected to the antenna and configured to operate as a detector of modulation of the carrier frequency. The circuit further comprises a resonator circuit which is also connected to the transistor and configured such that the transistor can simultaneously oscillate at substantially the modulation frequency; and an oscillator quenching circuit for periodically quenching oscillation of the transistor. The characteristics of the build-up of oscillation are sensed to indicate the presence of a modulated carrier signal. How quickly the magnitude of oscillation of the transistor builds up is dependent on whether the antenna is receiving a carrier signal which is modulated at the frequency of self-oscillation of the transistor, which is utilized to detect for the presence of a valid wake-up signal.

PROPOSED NEW CLAIMS

I CLAIM:

12. A receiver circuit comprising:

- a) an antenna for receiving a modulated carrier signal at a modulation frequency;
- b) a transistor connected to the antenna and configured to operate as a detector of modulation of the carrier signal;
- c) a resonator circuit connected to the transistor and configured such that the transistor simultaneously self-oscillates at substantially the modulation frequency;
- d) an oscillator quenching means for periodically quenching oscillation of the transistor; and
- e) means for sensing characteristics of a build-up of oscillation to indicate a presence of the modulated carrier signal.

13. The receiver circuit according to claim 12, in which the oscillator quenching means quenches the oscillation of the transistor when a magnitude of the oscillation reaches a selected magnitude, and in which the means for sensing measures a time between quenching of the transistor to indicate the presence of the modulated carrier signal.

14. The receiver circuit according to claim 13, in which the selected magnitude is a point at which oscillator compression of the transistor occurs.

15. The receiver circuit according to claim 12, in which the oscillator quenching means quenches the oscillation of the transistor at regular time intervals, and in which the means for

sensing measures a magnitude of the oscillation over at least one of the time intervals to indicate the presence of the modulated carrier signal.

16. The receiver circuit according to claim 12, in which the transistor comprises a field effect transistor.

17. The receiver circuit according to claim 16, in which the oscillator quenching means quenches the oscillation of the field effect transistor by varying a drain source current.

18. The receiver circuit according to claim 12, in which the resonator circuit comprises a ceramic resonator.

19. The receiver circuit according to claim 12, in which the resonator circuit comprises a quartz crystal.

20. The receiver circuit according to claim 12, in which the resonator circuit comprises a network of at least one of a capacitor and an inductor.

21. The receiver circuit according to claim 12, and further comprising a matching network between the antenna and the transistor.

22. The receiver circuit according to claim 12, in which the modulated carrier signal is at least one of a frequency and a phase modulated carrier signal, and further comprising a narrowband filter for converting the at least one of the frequency and the phase modulated signal to an amplitude modulated signal before the modulated carrier signal is applied to an input of the transistor.

2/PR7

JCO3 Recd PCT/PL 09/831128 04 MAY 2001

WO 00/28475

PCT/GB99/03642

1

A RECEIVER CIRCUIT

This invention relates to a receiver circuit and more especially, although not exclusively, to such a receiver circuit for use as a "wake-up" detector for a tag.

Tagging systems are well known and generally comprise at least one interrogator circuit which is connected to a control centre by means of a telecommunications network and a number of tags, which include a transponder circuit, with which the interrogator circuit can communicate typically by means of radio transmission. Generally, an interrogator circuit is at a fixed location whilst the tags are attached to objects which are mobile. The applications for tagging systems are numerous and include road tolling systems; remote reading of utility meters such as electricity, water or gas consumption meters; telematics (that is communication between an infrastructure and vehicles) and logistics (that is keeping track of the movement of goods such as food between a warehouse and a number of retail outlets) to name but a few.

In a number of applications, the tag will be inoperative for a significant proportion of the time. For example, the tag may only be required to communicate with the interrogator for a few minutes, or even seconds, over a period of many months or even years. To reduce the power consumption of the tag and hence increase the operating life of the tag, which will often be operated from a battery supply, it has been proposed that the tag has a second mode of operation, often termed a "sleep" mode or low current state. In this low current state the power consumption of the tag is kept to a minimum by switching off all non-essential circuitry. The tag is re-activated or awoken from its "sleep" state when it

detects a recognised signal, often termed a "wake-up" signal, from the interrogating source. For tags which operate at microwave frequencies it is known for the wake-up signal to be in the form an amplitude modulated (AM) microwave signal. The detector modulator circuit of the tag's transponder circuit will act as an efficient microwave
5 detector at very low bias currents, even of the order of a few micro-amps, enabling detection of the wake-up signal. However, the tag will often include additional circuitry such as a microprocessor which is required to operate at a logic level of the order of a few volts. In order to convert the very low detected microwave signal to an appropriate level to activate a microprocessor, it is known to use an amplifier and comparator between the
10 detector and the microprocessor. Depending on the frequency of the wake-up signal, the amplifier and comparator can consume a significant amount of electrical power, of the order of 50 μ A, and these components can represent a significant part of the overall cost of the tag.

15 For tagging systems in which a slow wake-up is acceptable, a low frequency wake-up signal can be used. In such systems it is possible to use an amplifier which has an adequate gain bandwidth product and which is able to operate at very low currents, (of the order of 5 μ A). Such amplifiers however tend to be prohibitively expensive in many applications. Conversely for systems in which a fast wake-up response is required or for
20 systems where a low frequency wake-up tone is not available or viable, such as those based on emerging standards for telematics, the required gain bandwidth product of the amplifier results in a circuit which has a significant power consumption (of the order of 50 μ A). Combined with the significant cost of these amplifiers this type of circuit virtually rules out long life operation from a battery.

The use of wake-up detectors is also known in applications other than tagging systems such as for example in the handsets of cellular telephones or in digital cordless telephones. Whilst for such applications cost is not such an overriding issue an inexpensive detector receiver circuit could be of benefit. A need exists therefore for a receiver circuit which is both inexpensive and which has a low power consumption.

US 4786903 discloses a radio frequency transponder which comprises a single tuned amplifier which is configured to operate as an oscillator at the intended carrier frequency in receive and transmit modes. In the receive mode, oscillation of the amplifier is externally quenched and the circuit operates as a super-regenerative receiver at the carrier frequency. In a transmit mode the circuit oscillates at the carrier frequency to radiate a transmitted signal.

GB 2284323 discloses a transponder circuit which is based upon a single field effect transistor and which is switched between modes by changing the drain source current. At lower currents within the non-linear relatively low gain region of the transistor's current voltage characteristic, the transistor operates to detect an amplitude modulated signal applied to the transistor. A feedback arrangement is provided such that when the transistor is operated in a linear relatively higher current and gain region of its characteristic it operates as a negative impedance amplifier and will reflect and amplify a signal applied to it. In a third mode of operation, at a yet higher current and gain, the transistor is configured to operate as a super-regenerative receiver and self-oscillates at the carrier frequency with oscillation of the transistor being periodically quenched.

AMENDED SHEET

The present invention has arisen in an endeavour to provide a receiver circuit which can be used as a wake-up detector and which at least in part overcomes the problems of the known arrangements.

- 5 According to the present invention a receiver circuit comprises: an antenna for receiving a modulated carrier signal and a transistor connected to the antenna and configured to operate as a detector of modulation of the carrier signal; characterised by a resonator circuit connected to the transistor and configured such that the transistor can simultaneously self-oscillate at substantially the modulation frequency; an oscillator
- 10 quenching means for periodically quenching self-oscillation of the transistor and means for sensing the characteristics of the build-up of oscillation to indicate the presence of the modulated carrier signal.

- How quickly the magnitude of oscillation of the transistor builds up is determined by
- 15 whether the antenna is receiving a carrier signal which is modulated at the selected modulation frequency. It will be appreciated therefore that the transistor simultaneously operates as a detector of the modulation of the carrier and as a super-regenerative receiver at the modulation frequency of this carrier. By configuring the transistor to simultaneously operate in the two modes of operation at the lower modulation frequency,
- 20 as opposed to the carrier frequency, this ensures that the circuit has a very low power consumption and yet is still extremely sensitive.

In one arrangement of the circuit, the oscillator quenching means quenches oscillation of

AMENDED SHEET

the transistor when the magnitude of oscillation reaches a selected magnitude and the means for sensing measures the time between quenching of the transistor to indicate the presence of the modulated carrier signal. For example, when the circuit receives a carrier signal modulated at, or substantially the same as, the frequency of self-oscillation of the circuit, the time taken to reach the selected magnitude will decrease and this can be detected as an increase in the quenching frequency. Preferably the selected magnitude is the point at which oscillator compression of the transistor occurs, that is the point at which saturation of the amplitude of the oscillation of the transistor occurs.

- 10 In an alternative embodiment, the oscillator quenching means quenches oscillation of the transistor at regular time intervals and the means for sensing measures the magnitude of oscillation over one or more of the time intervals to indicate the presence of the modulated carrier signal. Conveniently the time interval is selected such that in the absence of a modulated signal the magnitude of oscillation will not reach a selected
- 15 threshold value and will exceed this threshold when a modulated carrier signal is present. Alternatively the average magnitude of oscillation over one or more time intervals can be used to indicate the presence of a modulated carrier signal.

- In a particularly preferred embodiment, which is for use at microwave frequencies, the
- 20 transistor comprises a field effect transistor (FET) and the oscillator quenching means,

which conveniently comprises a switching means, quenches oscillation of the transistor by varying the drain source current of the FET. Conveniently with such a circuit, the resonator circuit comprises a ceramic resonator, a quartz crystal or a network of one or more capacitors and inductors. Since all of these components are essentially passive elements, this ensures the circuit remains simple and inexpensive to manufacture.

Advantageously, the receiver circuit further comprises a matching network between the antenna and the transistor. To enable the circuit to operate with a frequency modulated (FM) or phase modulated carrier signal, the circuit further comprises a narrow band filter for converting the frequency/phase modulated signal to an amplitude modulated signal before it is applied to the input of the transistor.

According to a further aspect of the invention, a wake-up detector circuit includes a receiver circuit as described above.

In order that the invention may be further understood, an embodiment thereof will now be described by way of example only with reference to the accompanying drawings in which:

Figure 1 is a schematic of a receiver circuit in accordance with the invention; and

Figure 2 is a representation of the voltage (i) v_d at the drain d of field effect transistor, (ii) v_{det} at the detector's output and (iii) v_{int} at the output of the integrator versus time for the circuit of Figure 1, (a) in the absence of a modulated signal and (b) when the antenna

receives a modulated signal.

Referring to Figure 1, there is shown a receiver or wake-up circuit 2 in accordance with the invention for operation with a carrier frequency of 2.45 GHz. The circuit 2 comprises a patch antenna 4 which is connected by means of a radio frequency (rf) matching network 6, 8 to the gate g of a field effect transistor (FET) 10. In the example shown the FET 10 is a gallium arsenide FET, ATF21186A. The matching network 6, 8 comprises a microstrip line arrangement which matches the input impedance of the FET 10 to that of the antenna 4 and provides a dc/low frequency ground for the gate g of the FET 10.

10 The matching network is configured such that the FET 10 will operate as a receiver at 2.45 GHz.

A resonator circuit which comprises a serially connected inductor 12 (L) and two capacitors 14 (C_1) and 16 (C_2) is provided between the positive supply rail + V and earth with the node between the inductor 12 and capacitor 14 being connected to the drain d of the FET 10 and the node between the two capacitors 14 and 16 being connected to the source s of the FET 10. The values of the inductor 12 and capacitors 14 and 16 are selected such that the FET 10 will self-oscillate at a selected frequency; in the example described, 100 kHz. The selected frequency, which will be termed the wake-up frequency, corresponds to the expected frequency of modulation of the 2.45 GHz carrier signal. The modulated signal will be termed the wake-up signal.

Between the source of the FET 10 and ground there is provided a serially connected resistor 18 (R_1) and switch 20. The resistor 18 sets the dc operating conditions of the

FET 10 and its value is selected such that when the switch is "closed" the FET 10 operates as a negative resistance. In such a condition the gain of the FET 10 exceeds the loss resistance of the tuned resonator circuit 12, 14, 16 and the transistor self-oscillates. The state of the switch 20, that is whether it is "open" or "closed" circuit, is controlled by a control input 22 to which a pulsed signal of time period τ is applied. The switch 20 thus controls the current i_{ds} flowing between the drain and source of the FET 10 and hence whether the transistor can self-oscillate.

Connected to the drain of the FET 10 via a coupling capacitor 24 (C_3) are a serially connected detector circuit 26, an integrator circuit 28 and a threshold detector circuit 30. As is known the coupling capacitor 24 allows high frequency signals to pass whilst ensuring the detector circuit 26 does not affect the DC bias conditions of the FET 10.

As shown, the detector circuit 26 is a voltage doubling diode detector comprising two Schottky diodes 32 and 34; the integrator circuit 28 consists of a parallel connected resistor 36 (R_2) and capacitor 38 (C_4) and the threshold detector 30 consists of a voltage comparator 40 for comparing the voltage v_{int} at the output of the integrator 28 with a threshold voltage V_{th} . The values of the resistor 36 and capacitor 38 are selected to ensure the time constant of the integrator is such that it produces the envelope of the voltage V_{det} appearing at the output of the detector 26.

As described the FET 10 is configured by the matching circuit 6 and 8 to operate as a receiver at 2.45 GHz and is simultaneously configured by the series resonator circuit 14, 16 and 18 to operate as an oscillator at the 100 kHz modulation frequency. In operation,

oscillation of the transistor is quenched periodically by quenching the drain/source current i_{ds} whenever the switch 20 is open circuit and the circuit is allowed to restart oscillating for time interval τ . The time taken for the magnitude of oscillation to build up once it has been quenched is dependent on the Q factor of the tuned resonator circuit

5 12, 14, 16, the gain of the FET 10 and, most importantly, whether a modulated carrier signal is present at the gate g of the FET 10.

Referring to Figure 2(a)i-iii these figures show the voltage appearing at various points in the circuit in the absence of a wake-up signal. From Figure 2(a)i it will be seen how

10 the voltage v_d appearing at the drain d builds up as the transistor begins to self-oscillate. After a period of time τ the switch 20 opens and oscillation of the transistor is quenched. After a short period the switch is closed for a further time period τ and the transistor begins to self oscillate once more before being quenched and this process is repeated. Referring to Figures 2(a) ii and iii, these show the corresponding rectified voltage v_{det} at

15 the output of the detector circuit 26 and the voltage v_{int} at the output of the integrator 28, the latter of which corresponds to the envelope the voltage v_{int} . The time period τ and/or the Q factor of the tuned resonator circuit are selected such that in the absence of a wake-up signal the voltage v_{int} is always less than the threshold voltage V_{th} .

20 Referring to Figure 2(b)I - iii these show the equivalent voltage plots for the case when the circuit 2 receives a wake-up signal at the antenna 4. As will be apparent the magnitude of oscillation builds up much more rapidly and the voltage v_{int} soon exceeds the threshold voltage V_{th} causing the output of the voltage comparator 40 to change state indicating the detection of a wake-up signal. The output from the voltage comparator can

be used directly to re-activate circuitry, such as a microprocessor, which has been previously set into a sleep state to reduce power consumption. Having detected a valid wake-up signal, the circuit 2 can be readily re-configured to operate as the transponder circuit of a tag by switching the resonator circuit 12, 14, 16 out of the circuit 2 and
5 changing the drain/source current as for example is described in our UK Patent No GB 2284323.

It will be appreciated therefore that the FET 10 functions as a low frequency (100 kHz) super-regenerative receiver of amplitude modulation of a microwave (2.4 GHz) signal.
10 It is found that the circuit 2 described is capable of operation at extremely low currents, of the order of two microamps, but is still able to produce a large output change which can be used to directly drive logic circuits. Furthermore the circuit is also inexpensive since the transistor is configured to operate as both a microwave detector and an oscillator at the modulation frequency. The circuit thus allows a low power wake-up
15 detector to be produced which is capable of operating with relatively high modulated frequency wake-up signals with a very high degree of sensitivity. The nature of the circuit configuration is such that it has an inherent filtering effect which reduces false wake-up events.

20 It will be appreciated that modifications to the circuit illustrated may be made within the scope of the present invention. For example, in the embodiment illustrated, oscillation of the transistor is quenched at regular intervals and the threshold detector circuit determines when a modulated signal is present when the magnitude of oscillation exceeds the threshold voltage within a given time interval. In a further embodiment of the

invention the time constant of the integrator is selected such that the voltage is integrated over a number of time intervals to give a measure of the average value of the magnitude of oscillation. Such an arrangement provides an even higher noise immunity and tolerance to false triggering though the wake-up time will accordingly be increased. In yet a further embodiment oscillation of the transistor is quenched whenever it reaches a selected magnitude of oscillation and the time between quenching events is used to detect for the presence of the selected wake-up signal. In all embodiments the characteristics of the build-up of oscillation is used to indicate the presence of a modulated carrier signal.

It will be further appreciated that the invention is not limited to the specific circuit arrangement described. For example, in an alternative embodiment the integrator and threshold detector 30 could be replaced with a Schmitt logic gate in which the threshold voltage corresponds to the logic level of the gate. With such an arrangement the logic gate will produce a clocked output, at the modulation required, which can be used to clock a microprocessor or other control circuitry. Once a valid wake-up signal is detected, the processor then inhibits quenching of the transistor and the circuit will continue to provide a clock signal whilst a modulated carrier signal is being received. A particular advantage of this arrangement is that the microprocessor can be clocked externally without the need of an internal clock.

In further embodiments of the invention, the series resonator circuit can be replaced with a low frequency crystal which would very precisely set the frequency oscillation of the circuit and give even better sensitivity or with a ceramic resonator or other forms of

resonator circuits which comprise one or more capacitors and inductors. Depending on the frequency of operation, the FET 10 could be replaced with other types of transistors such as bipolar devices and likewise the patch antenna by an antenna appropriate to the desired frequency of operation. The term transistor is intended to have a broad meaning and include both discrete devices and those that are a part of a larger integrated circuit.

Furthermore, whilst the receiver circuit 2 has been described in relation to a wake-up detector for a tag, the circuit can be used in other applications. One example is to use it in the handset of a digital cordless telephone which uses burst mode transmission such as Time Division Multiple Access (TDMA). In such an application the transistor is tuned to operate as a receiver at the carrier frequency and is configured to self-oscillate at the frequency of the bursts (i.e. the reciprocal of the time interval between bursts). The present invention thus provides a very low power receiver circuit which has a fast response and which can detect high frequency burst mode signal such as for example those used in cellular telephones. One further example of an application of the invention is in the detection of TDMA signals particularly those from cellular phones in areas, such as railway carriages, where the use of such equipment is prohibited. Furthermore it will be appreciated that the circuit is also suited to use with a frequency or phase modulated carrier signals provided a narrow band filter is used to convert the received signal to an AM modulated signal before it is applied to the input of the transistor.


CLAIMS

1. A receiver circuit (2) comprising; an antenna (4) for receiving a modulated carrier signal and a transistor (10) connected to the antenna and configured to operate as a detector of modulation of the carrier signal; characterised by a resonator circuit (12-16) connected to the transistor and configured such that the transistor simultaneously self-oscillates at substantially the modulation frequency; an oscillator quenching means (20) for periodically quenching oscillation of the transistor and means (26, 28, 30) for sensing the characteristics of the build-up of oscillation to indicate the presence of the modulated carrier signal.
2. A receiver circuit according to Claim 1 in which the oscillator quenching means (20) quenches oscillation of the transistor when the magnitude of oscillation reaches a selected magnitude and the means for sensing measures the time between quenching of the transistor to indicate the presence of the modulated carrier signal.
3. A receiver circuit according to Claim 2 in which the selected magnitude is the point at which oscillator compression of the transistor occurs.
4. A receiver circuit according to Claim 1 in which the oscillator quenching means quenches oscillation of the transistor at regular time intervals, and the means for sensing measures the magnitude of oscillation over one or more of the time intervals to indicate the presence of the modulated carrier signal.

5. A receiver circuit according to any preceding claim wherein the transistor comprises a field effect transistor (FET).
6. A receiver circuit according to Claim 5 wherein the oscillator quenching means quenches oscillation of the transistor by varying the drain source current.
7. A receiver circuit according to any preceding claim in which the resonator circuit comprises a ceramic resonator.
8. A detector receiver circuit according to any one of Claims 1 to 6 in which the resonator circuit comprises a quartz crystal.
9. A detector receiver circuit according to any one of Claims 1 to 6 in which the resonator circuit comprises a network of one or more capacitors and inductors.
10. A receiver circuit according to any preceding claim and further comprising a matching network between the antenna and transistor.
11. A receiver circuit according to any preceding claim for use with a frequency or phase modulated carrier signal and further comprising a narrow band filter for converting the frequency or phase modulated signal to an amplitude modulated signal before it is applied to the input of the transistor.

AMENDED SHEET

12. A wake-up detector circuit including a receiver circuit according to any preceding claim.




SUBSTITUTE SHEET (RULE 26)

Fig.2(a).



Fig.2(b).



SUBSTITUTE SHEET (RULE 26)

Type a plus sign (+) inside this box → ☐

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

0010/PTO
Rev. 6/95U.S. Department of Commerce
Patent and Trademark Office**DECLARATION FOR
UTILITY OR DESIGN
PATENT APPLICATION**

☐ Declaration OR
Submitted with Initial Filing

☒ Declaration
Submitted after
Initial Filing

Attorney Docket Number

P/61459

First Named Inventor

FORSTER

COMPLETE IF KNOWN

Application Number

09/831,128

Filing Date

August 8, 2001

Group Art Unit

Examiner Name

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

A RECEIVER CIRCUIT

(Title of the Invention)

the specification of which

☐ is attached heretoOR *Dep.*☒ was filed on (MM/DD/YYYY)

MAY 4, 2001

as United States Application Number or PCT International

Application Number

09/831,128

and was amended on (MM/DD/YYYY)

(if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37 Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code §119 (a)-(d) or §365(b) of any foreign application(s) for patent or inventor's certificate, or §365 (a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached?	
				YES	NO
9824403.1	United Kingdom	11.07.98 (November 7 1998)	<input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>	<input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>	<input checked="" type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/>
PCT/GB99/03642	International	11/04/1999	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>

☐ Additional foreign application numbers are listed on a supplemental priority sheet attached hereto.

I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below.

Application Number(s)	Filing Date (MM/DD/YYYY)	<input type="checkbox"/> Additional provisional application numbers are listed on a supplemental priority sheet attached hereto.

Burden Hour Statement: This form is estimated to take .4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Type a plus sign (+) inside this box → +

+

DECLARATION	Page 2
--------------------	--------

I hereby claim the benefit under Title 35, United States Code §120 of any United States application(s), or §365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of Title 35, United States Code §112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations §1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

U.S. Parent Application Number	PCT Parent Number	Parent Filing Date (MM/DD/YYYY)	Parent Patent Number (if applicable)

☐ Additional U.S. or PCT international application numbers are listed on a supplemental priority sheet attached hereto.

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

☐ Firm Name
Customer Number or label
☒ List attorney(s) and/or agent(s) name and registration number below:

Name	Registration Number	Name	Registration Number
David B. Kirschstein, Esq.	17,244	3	
Alan Israel, Esq.	27,564		
Martin W. Schiffmiller, Esq.	30,421		

☐ Additional attorney(s) and/or agent(s) named on a supplemental sheet attached hereto.

Please direct all correspondence to: ☐ Customer Number OR ☒ Fill in correspondence address below

Name KIRSCHSTEIN, OTTINGER, ISRAEL & SCHIFFMILLER, P.C.
 Address 489 Fifth Avenue
 Address
 City New York State New York ZIP 10017-6105
 Country United States Telephone (212) 697-3750 Fax (212) 949-1690

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Name of Sole or First Inventor: IAN FORSTER ☐ A petition has been filed for this unsigned inventor

Given Name	Ian	Middle Initial	J	Family Name	FORSTER	Suffix e.g. Jr.	
Inventor's Signature						Date	
Residence: City	Chelmsford	State		Country	United Kingdom	Citizenship	British
Post Office Address	31 Great Cob, Springfield, Chelmsford, Essex, CM1 6AQ, (GB) UK						
Post Office Address							
City	Chelmsford,	State		Zip	CM1 6LA	Country	United Kingdom
						Applicant Authority	

☐ Additional inventors are being named on supplemental sheet(s) attached hereto